


Diamond_x MP1_x

Optimized Solution for LVDS Port and DDR Memory Port Test



The MP1_x instrument is designed to meet the high-volume testing challenges of integrated application-specific-standard-product (ASSP) devices driven by the Consumer, Mobility, Automotive and Internet of Things (IoT) markets.

Highlights

- Matching the interface structure and requirements of a DDR memory controller for simplified DUT boards
- Supporting built-in memory protocol support
- Same cycle match capability to support for data latency of up to 8 cycles

Features

- Clock-forwarded and source synchronous LVDS capability for testing of high speed parallel communication interfaces such as MIPI D-Phy up to 1.1 Gbps
- Supports testing of 32 bit DDR and LPDDR DRAM memory port controllers up to 800 Mbps
- Built-in support for DDR protocol features such as CA bus and read training, write leveling, and DUT latency compensation
- Natively source synchronous for both transmit and receive
- 400 MV Vector Memory and 100 MV Fail/ Data Capture Memory
- Per-pin levels and PMU



Automotive



Consumer



Flat Panel Display



IoT/IoV & Optoelectronics



Industrial & Medical



MCU



Mobility

- LVDS/MIPI
- 80 Channels (40 Differential)
- 1.066 Gb Data Rate, MUX to 2.1 Gbps
- 350M Vector Memory

Diamond_x MP1_x

Optimized Solution for LVDS Port and DDR Memory Port Test

Specifications

Basic Hardware Specifications

- Channels per board 80
- Ports 0 to 4: 1 differential clock pair plus 5 differential data pair, or 12 single ended
- Ports 5 and 6: 1 differential clock pair and 4 differential data pairs, or 10 single ended

Basic Driver Specifications

- Driver Levels, Per Channel VHI, VLO, VTERM = (VHI+VLO)/2
- Driver Levels Range -0.3 V to 3 V
- Driver Output Impedance 50 Ω
- Driver Rise/Fall (2 V swing) 250 ps

Comparator

- Comparator per channel One Single Ended Per Channel, One Differential Per Channel Pair
- Comparator Threshold One Per Channel (Zero crossing differential)

Timing

- Timing Accuracy Within a Port
- Driver Hi/Lo Transition EPA +/-50 ps
- Driver On to Hi/Lo Transition EPA +/-150 ps
- Comparator EPA +/-50 ps
- Intra-Port OTA +/-100 ps
- Timing Accuracy Between Ports
- Driver Hi/Lo Transition EPA +/-100 ps
- Driver On to Hi/Lo Transition EPA +/-200 ps
- Comparator EPA +/-100 ps
- Inter-Port OTA +/-200 ps
- Period Resolution 4.8828125 ps
- Primary period range 0.9375 ns 1.875 ns
- Decimation / Replication 1 to 128, powers of 2

Vector Pattern Generator

- Maximum Data Rate 1066 MT/s (ports 0-3), 800 MT/s (ports 0-7)
- Vector Memory 409 M vectors
- Single Pass Match Range 8 UI
- Pattern Opcodes Repeat (mod 8), Loop, Jump, Flag, Stop, Keepalive, Match Align
- Keepalive Pattern 32-2040 Vectors
- Fail/Data Capture memory 215 M Vectors
- PPMU Range -1 V to +3.5 V, 4 μA to 40 mA

All specifications are subject to change without notification and are for reference only. For detailed performance specifications, please contact Cohu.